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Abstract—In this paper, we present a theoretical analysis of
different integrating front-ends employed in broad-band com-
munications through lossy channels. Time-domain receivers for
broad-band communication typically deal with large integrated
noise due to its high bandwidth of operation. However, unlike
traditional wireline systems that are typically not noise-limited,
channels with high channel-loss render the input signal swing to
be very small imposing several challenges in RX design as the
circuits operate in the noise-limited regime. This simultaneous
high integrated noise and low signal-swing limits the maximum
achievable data-rate for a target bit-error-rate (BER) and dete-
riorates the energy-efficiency of the RX. In this work, transient,
noise and gain performance of different standard signaling
blocks have been obtained with closed-form expressions and are
validated through spice-simulations. Multi-integrator cascade has
been proposed which provides significant gain with relatively
lower power consumption than the standard gain elements. Also,
maximum achievable data-rate and optimum energy efficiency
for different channel losses have been obtained theoretically for
different architectures revealing their advantages and limitations.
All the pertaining circuits have been designed in 65 nm CMOS
process with a 1 V supply voltage.
Index Terms—Current integrating amplifier, broad-band com-
munication, noise, channel-loss, wireline-like channels
I. INTRODUCTION
AS different communication standards are emerging, theprimary focus of any type of communication remains
on the optimization of energy-efficiency, i.e the energy spent
on transmitting a single bit, as well as maximizing the data-
rate. In wireless communication, due to the practical form-
factor of antennas and FCC limitations of usable frequency
bands, modulation or frequency up-conversion in the TX
followed by a demodulation or frequency down-conversion
in the RX are of absolute necessity. Due to deployment
of modulation/demodulation schemes and high channel loss
(∼ 60−80 dB) of wireless channel, the power consumption is
sufficiently high in wireless transceivers. In popular wireless
techniques such as Wi-Fi, near-field communication (NFC),
Zigbee, BTLE etc. the best energy-efficiency that can be
achieved is close to few nJ/bit [1]. However, in wireline
communication through electrical links, availability of a broad-
band for transmission and significantly lower channel loss
reduce the transceiver energy consumption drastically and
increase the data-rate. For typical wireline applications such
as backplane, ethernet, USB etc. the energy efficiency can be
reduced to as low as ≈ 1−10 pJ/bit ([2], [3], [4]). A wireline
channel being low-pass with a very small low-frequency chan-
nel loss, while designing transcievers for wireline links, major
emphasis is given in mitigation of inter-symbol interference
(ISI) to increase the data-rate. The reason behind this is
that the data-rate or speed limitation primarily comes from
ISI and not from the integrated noise. Hence, analyzing the
noise performance and gain provided by different signaling
blocks and their implications on the overall performance of
different RX architectures are largely overlooked. However,
for applications which utilize broad-band channels with suffi-
ciently large low frequency channel loss ([5]-[11]), transmitted
signal gets highly attenuated which drastically degrades the
BER (bit-error-rate) performance of the RX. Employing broad-
band communication in such situation, even though an energy-
efficient solution, necessitates the need for analyzing the noise
and gain performance of different signaling blocks which
essentially limits the maximum achievable data-rate.
In this work, we explore different plausible receiver (RX)
architectures that can be employed for broad-band communi-
cation through lossy wireline-like channels (with channel loss
> 20 dB over all frequencies, unlike the traditional wireline
channels such as FR4 traces or cables). An extensive theo-
retical analysis of different signaling blocks, such as sampler,
integrator and LNA, typically used in low-loss wireline link
RXs has been carried out to find their suitability and perfor-
mance while employed for high-loss applications. A theory for
finding closed-form expressions for the input-referred noise
of the sampler and integrator has been delineated. Multi-
integrator cascades are proposed as low-power gain elements.
An accurate expression for the gain of integrators has been
derived and extended for multi-integrator cascades. Based
on these analyses, optimum performances of different RX
architectures are found as a function of the channel loss.
Rest of the paper is organized as follows: Section II
provides the motivation behind the work explaining few typ-
ical examples of lossy channels which employ broad-band
communication. Section III expounds different plausible RX
architectures suitable for these kind of channels. Section IV
deals with deriving closed-form equations and a rigorous
performance analysis of different signaling blocks used in the
RX architectures in terms of gain, integrated noise and power
consumption. Section V utilizes the analyses of section IV to
find out the performance of different RX architectures with
different channel loss followed by their comparison in section
VI. Section VII concludes the paper.
II. MOTIVATION: BROAD-BAND COMMUNICATION
THROUGH LOSSY WIRELINE-LIKE CHANNELS
Considering the advantages of energy-efficient wireline
techniques over wireless, several wireline-like communication
techniques have evolved for short distance communications.
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Fig. 1. mm-scale proximity communication: (a) Communication between
two portable devices in close proximity through proximity connector as
demonstrated in [6], (b) arrangement of coupler pads for minimizing effect of
cross-talk and coupler cross-section, (c) variation of channel loss or coupling
loss with frequency for different coupler separations.
These include mm-scale proximity communication ([5], [6])
and meter-scale human-body communication ([7]-[11]). The
major difference between the wireline and wireline-like chan-
nels arises from the significant loss provided by the wireline-
like channels. Following are the descriptions of two major
applications where wireline-like channels are being used for
data-communication between devices.
A. mm-Scale Proximity Communication
In this type of communication, two devices in close prox-
imity to each other communicate through capacitive coupling
as shown in Fig. 1. Here the channel behaves like a simple
capacitive divider giving a maximally flat frequency response
and hence, a proximity connector can utilize wireline-like
baseband signalling and mixed-signal processing for energy-
efficient implementation. As the channel behaves as a capaci-
tive divider, the channel loss or coupling loss largely depends
on the coupler plate dimensions and the separation between the
couplers. For a fixed coupler size, the coupling loss increases
with increase in the coupler separation. [5] demonstrates a
transceiver with energy efficiency ≈ 4 pJ/bit for 19 dB
coupling loss and a maximum achievable coupler separation
of 0.8 mm satisfying a BER of 10−12. However, with increase
in coupler separation and hence the coupler loss (Fig. 1(c)),
the BER increases rapidly as the total noise contributed by
different sources become comparable to the signal. Hence,
analysis of different conventional RX architectures, finding
their limits of operation as the channel loss increases and
exploring new RX architectures suitable for channels with
sufficiently high loss find their role pretty important.
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Fig. 2. Human Body Communication: (a) Communication between two
wearable devices using the body as the communication medium. (b) Flatband
channel response using high impedance capacitive termination at the receiver
end (c) Equivalent circuit model of the HBC channel: Rbody is the body
resistance, Cbody is the capacitance between the body and earth ground,
CretTx , CretRx are the parasitic return path capacitance between the
transmitter and receiver respectively, RL, CL are the load resistance and
capacitance respectively.
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Fig. 3. Different signaling blocks, required in the RX front-end for NRZ
communication through lossy broad-band channels. Typical simulated perfor-
mance of each block is shown for a 1 V supply in 65 nm CMOS technology.
The numbers are obtained by optimally sizing the transistors in each block
for a band-width of 1 GHz and using a load capacitor of 10 fF.
B. Human-Body Communication (HBC)
Another emerging example of broadband communication
where channel loss turns out to be critical is human-body
communication shown in Fig. 2. In this particular type of
communication two wearable devices placed on two different
locations of the human-body communicate among themselves
by utilizing the conductivity property of the human body and
using it as the communication medium. Capacitive HBC [12],
[13] is the most widely used form of HBC, where the signal is
coupled in a single ended manner in the transmitter end and
also received in a similar single ended way at the receiver
end. In this scenario, the body provides the forward path
of communication between the devices. The return path is
formed through the parasitic capacitance between the ground
planes of the transmitter and receiver. The overall channel
response is strongly dependent on the parasitic return path
capacitance. The other primary factor, which determines the
channel response, is the termination on the receiver end. A
50Ω termination at the receiver end results in high loss at low
frequencies and hence a high pass response. However, a high
impedance capacitive termination at the receiver end enables
a flat-band response with low frequency roll off at frequencies
<100kHz. For a high impedance termination, the channel loss
is dependent on the ratio of the termination capacitance and
the return path capacitance. However, for typical values of
parameters the channel loss varies from 40-60 dB making it
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Fig. 4. Different possible topology of the RX front-end based on signaling blocks shown in Fig. 3: (a) Only sampler, (b) LNA + sampler, (c) integrator +
sampler, (d) LNA + integrator + sampler, (e) LNA + multi-integrator cascade + sampler
a lossy channel which is flat-band until frequencies as low as
100kHz.
Note that, for the above mentioned two applications or
in general any broad-band communication technique where
the flat-band or low-frequency channel loss is sufficiently
high (> 20 dB), the transmitted signal gets highly attenu-
ated while reaching the RX front-end. Hence, voltage mode
signaling with rail-to-rail transmitted signal swing should
be utilized as opposed to current-mode signaling. Also, due
to the low signal swing at the input of the RX, a simple
non-return to zero (NRZ) modulation scheme shows superior
BER performance over multi-level schemes such as four-level
pulse amplitude modulation (PAM-4), duobinary etc. In NRZ
communication, the most important component of a RX is the
clocked comparator or sampler which distinguishes between
the two levels of NRZ data and detects the transmitted bit. In
both the aforementioned applications, integrating front-end has
been utilized for serving specific purposes associated with the
particular type of channel, i.e. to deal with self-resonance fre-
quency (SRF) in proximity communication[6] and cancelling
environmental interference in human-body communication[7].
However, the fact that current-integrating amplifiers or inte-
grators can be utilized as gain elements with sufficiently lower
power consumption, remains relatively unexplored in literature
with a dearth of closed-form equations capturing the same. The
following analyses of different RX architectures deal with an
extensive analysis of different signaling blocks followed by
finding the best achievable performances of different architec-
tures on increasing the channel loss. Also, for simplifying the
analysis, high-frequency roll-off (if any) of the wireline-like
channel has been ignored which alleviates the need of any
equalizer circuit in the RX front-end.
III. ARCHITECTURAL CHOICES
As mentioned in the previous section, for broad-band NRZ
communication, a sampler at the RX front-end samples the re-
ceived signal at each clock-edge and converts it into full-swing
bit-pattern. Hence, a sampler or clocked comparator serves
as the simplest RX. However, for practical samplers (e.g. a
strongARM latch[14]) the sampling frequency is limited by the
input signal swing which decreases with increase in channel-
loss. Also, for applications with very high channel-loss, input
referred noise of the sampler may become comparable with
the signal and can degrade the bit-error rate (BER) drastically.
A low-nose amplifier (LNA) can be used before the sampler
which serves two important purposes, i.e. it amplifies the RX
input signal and exhibits significantly lower input referred
noise. However, being a continuous time amplifier its power
consumption is large and increases linearly with the required
bandwidth. A current-integrating amplifier or integrator[15],
[16], [17], on the other hand can provide gain comparable
to an LNA with lower power consumption but at the cost of
relatively higher input-referred noise.
Fig. 3 summarizes the typical performance of all these
blocks (in 65 nm CMOS) in terms of gain, input referred
noise and power consumption for 1 Gbps data rate (i.e. 1 GHz
clock frequency). Various RX front-end topology based on
these three key signaling blocks are shown in Fig. 4 with the
sampler as a mandatory part in each topology. In the following
sections detailed analyses for all these signaling blocks are
done and optimum performance of each topology for different
channel losses are estimated.
IV. ANALYSIS OF SIGNALING BLOCKS
A. Sampler or clocked comparator
StrongARM latch is the most common type of sampler
widely used in different applications including wireline re-
ceivers, analog-to-digital converters and memory bit-line de-
tectors. The reason for its widespread popularity is zero static
power consumption and rail-to-rail output swing.
The strongARM latch shown in Fig. 5 has four phases
of operation[18]. In the reset phase (phase-I), CLK is low
and nodes P,Q,X and Y are pre-charged to VDD. When
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Fig. 5. Widely used strongARM latch topology[18]
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Fig. 6. (a) Transient behaviour of a strongARM latch in the sensing phase
(i.e. phase-II,III and IV) showing the transition between different phases of
operation, (b) Variation of the maximum operation frequency of strongARM
latch with input voltage
CLK goes high, amplification phase begins and the input
differential voltage at the inputs of M1 and M2 gets converted
to differential drain current which is integrated at the parasitic
capacitances at nodes P and Q amplifying the input signal
until VP and VQ drop to VDD−VTHN (Fig. 6(a)). At this point
M3 and M4 are turned on, output nodes X,Y start discharging
and the circuit enters into the third phase with continuing
amplification by M1 and M2 and a little regenerative gain
provided by M3 and M4. The final regeneration phase begins
when nodes X and Y drop below VDD − VTHP turning
M5 and M6 on. To understand the timing performance of
the strongARM latch for applications with high channel loss
where input differential voltage can be quite small, one must
carefully consider the dependencies of duration of each phase
over the input voltage and also the total input referred noise
of the strongARM latch.
1) Transient performance (Latching time consideration):
Fig. 6(a) shows the transient behaviour of the strongARM latch
in the sensing phase (i.e. when CLK becomes high). From
the analyses in [19] and [20], duration of different phases can
be expressed as
ta =
2CP,QVTH3,4
IO
(1)
to =
2CX,Y VTH5,6
IO
(2)
tlatch =
CX,Y
gm,latch
ln
(
1
VTH5,6
√
IO
2β
∆Vlatch
∆VIN
)
(3)
where IO(= gm1,2Vov1,2/2) is the quiescent current pro-
vided by M7 once CLK goes high, gm,latch is the sum
of the transconductances of M3 and M5 in the regeneration
or latching phase (i.e. phase-III), β is the transconductance
parameter of M1 and M2 and ∆VIN is the input differential
voltage to the strongARM latch. Note that the regeneration
phase is characterized by tlatch which in turn is governed by
∆Vlatch as shown in [19]. As the output of the strongARM
latch needs to be sampled by a D-flip flop before the reset
phase starts, sufficient time should be provided in the regener-
ation phase so that the differential outputs can reach VDD and
GND respectively. Considering this fact, duration of phase-
(II+III+IV) is conservatively chosen to be 3×(ta+to+tlatch)
which gives the minimum time period of CLK to be
TCLK,min =
1
fCLK,max
= 6(ta + to + tlatch) (4)
From eq. (3), it can be seen that as the input differential volt-
age ∆VIN reduces, the maximum operating frequency of the
strongARM latch decreases logarithmically. Fig. 6(b) shows
the variation of maximum operating frequency (fCLK,max)
with ∆VIN obtained by extracting all the parameters in eq.
(1)-(3) for a typical design in 65 nm CMOS technology. As
can be seen, for very small ∆VIN (≈ 1 nV), fCLK,max can
be as small as 0.8 GHz and for larger ∆VIN (≈ 100 mV), the
value reaches up to 3.3 GHz. From Fig. 6(b), it may seem that
with signal amplitude of even a few µV, the strongARM latch
can be operated at a speed close to 1 GHz, but practically
for sub-mV signal swing, final decision will be significantly
affected by the internal noise of strongARM latch. Hence, it
is important to find out the total input referred noise which is
addressed in the following subsection.
2) Noise performance (SNR consideration): It is interesting
to note that in the reset phase, the pre-charge action of the
switches (S1 − S4) nullifies effect of all the noise contributed
by different transistors. It is when the CLK goes high, that the
noise contributions of different transistors come into picture.
Moreover, most of the input referred noise originates from
M1 and M2 in the amplification phase[20] because all other
5ta=10 pS
1/ta 2/ta
Fig. 7. Plot of the function TFφ(f) which shapes the noise spectrum in
strongARM latch. In this case, the envelop is shown considering only 5
different values of φ
transistors start acting after phase-II when a significant gain
has already accrued between nodes P and Q which then gets
regenerated in rest of the phases. Hence, the input referred
noise of strongARM latch would be simply the output referred
noise at the end of amplification phase divided by the gain
of the amplification phase given by gm1,2ta/CP,Q. In [21], a
stochastic analysis of this noise has been done. Here we show
a time domain analysis based on the ergodicity property of
thermal noise.
Note that in the amplification phase, as M3 and M4 are
turned off, strongARM latch behaves like an integrator, in-
tegrating the drain currents of M1 and M2 over the parasitic
capacitance CP and CQ at nodes P and Q respectively. Hence,
assuming the output resistance at nodes P,Q to be very large,
the final differential output referred noise at the end of the
amplification phase can be found by integrating the differential
channel noise current in ( whose PSD = 8KTγgm1,2) of M1
and M2 for a duration of ta. This gives the final noise voltage
to be
Vn,O =
1
CP,Q
∫ ta
0
in(t)dt (5)
To evaluate this integral, let us first assume in(t) to be a
sine wave with amplitude A, frequency f and initial phase φ,
i.e. in(t) = Asin(2pift+φ). For this simplest scenario, Vn,O
can be found out to be
Vn,O =
A(cos(φ)− cos(2pifta + φ))
2pifCP,Q
=
A
CP,Q
.TFφ(f) (6)
From eq. (6), it can be seen that if in(t) be a sinusoid with
frequency f and initial phase φ, result of the integral in eq. (5)
would be TFφ(f) times its amplitude. But in reality, in(t) in
the time interval 0 to ta, contains all the frequency components
and hence different frequency components would have dif-
ferent multiplication factor depending on their initial phases.
Hence, the final noise voltage can be found by summing the
contributions of all the frequencies present in in(t). Fig. 7
shows the plot of TFφ(f) for 5 different values of φ. The rms
value of the component of in(t) obtained by passing it through
a band-pass filter of bandwidth ∆f centered around frequency
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Fig. 8. Variation of input referred noise of strongARM latch for different
widths of M1 and M2. Noise is calculated both from the theory (eq. 10) and
from spice simulation following the method in [20]
f can be given by
√
8KTγgm1,2∆f . But as the initial phase
corresponding to this component at frequency f can eventually
be anything, by pessimistic assumption we can consider the
multiplication factor to be max(TFφ(f) : φ[0 : 2pi]) which is
essentially the envelop (TFenv(f)) of all the curves governed
by different φ. Hence, considering the noise contribution of
all the components in in, the final rms noise voltage square
(V 2n,O) can be expressed as
V 2n,O =
∑
f
(√
8KTγgm1,2∆f
CP,Q
× TFenv(f)
)2
=
8KTγgm1,2
C2P,Q
×
∫ ∞
0
TF 2env(f)df
(7)
Hence, the input referred noise can be given by
V 2n,in = V
2
n,in/
(
gm1,2ta
CP,Q
)2
=
8KTγ
gm1,2t2a
×
∫ ∞
0
TF 2env(f)df
(8)
The integral in eq. (8) can be numerically evaluated to be ta/2
which gives the final input referred noise expression as
V 2n,in =
4KTγ
gm1,2ta
(9)
which exactly matches with the stochastic analysis result in
[21]. Moreover, on replacing ta with (1) and substituting the
value of IO one gets the expression for input referred noise
as
V 2n,in = M
KT
CP,Q
(10)
where M = γVTH3,4/Vov1,2. Note that, the noise term has an
usual KT/C-form with an additional factor-M . To validate
this theory, input referred noise of strongARM latch has been
obtained in spice simulation following the method described
in [20]. Fig. 8 compares the spice result with the theoretical
expression plotted by extracting transistor parameters in 65
nm CMOS.
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Fig. 9. Circuit diagram of low noise amplifier with self-biased load.
B. Low noise amplifier
As mentioned in section.III, a low noise amplifier serves
two important purposes: i) it provides a gain to the inbound
signal and ii) offers much lower input referred noise. The most
commonly used broadband topology of a low-noise amplifier
(LNA) is shown in Fig. 9 where RB is a large resistor (realized
by off-transistor in this case). The mid-band gain of this LNA
can be given by
ALNA = (gm1 + gm2)(ro1||ro2) (11)
where gm1,2 is the transconductance of M1,2 and ro1,2 is its
drain to source resistance. Hence the gain of the LNA is solely
determined by the intrinsic gains of transistors M1 and M2.
Also, the input referred noise of this LNA can be expressed
as
Vn,in,LNA =
√
4KTγ
gm1 + gm2
×B (12)
where B is the bandwidth of the LNA which depends on the
bias current (Ibias) and effective load capacitance. Note that
the bandwidth requirement of the LNA comes from the input
data-rate, i.e. the bandwidth of the LNA should be larger than
or equal to the data rate to avoid any signal distortion causing
inter-symbol interference (ISI). For the analysis in Fig. 10 a
typical design setup in 65 nm CMOS is used where sizes of the
transistors are kept constant (width of M1 is 24 µm and that of
M2 is 48 µm) and an external load capacitance (CL) of 10 fF
has been chosen. Fig. 10(a) shows the minimum Ibias required
for the LNA as a function of its bandwidth. It is important to
note that as the bandwidth requirement of the LNA goes down,
operating region of the transistors moves from above-VT to
weak inversion and finally to depletion region. And hence,
the power consumption goes down more-or-less linearly with
reduction in target bandwidth. Fig. 10(b) shows the variation of
the mid-band gain of the LNA with bandwidth, assuming the
minimum bias current in the LNA for each target bandwidth.
Note that for target bandwidths where transistors are in above-
VT region of operation, gain increases with reduction in bias
current as gm is proportional to
√
Ibias and ro is inversely
proportional to Ibias in this region. When the transistors go to
week inversion, gm becomes proportional to Ibias and hence,
the gain remains almost constant. Finally, in the depletion
region gain falls with reduction in current as ro becomes
comparable to RB . On the other hand, the input referred
noise (in Fig. 10(c)) behaves exactly the opposite to the gain,
for different target bandwidths, as expected from the noise
expression in eq. (12). On comparing the noise performance
of strongARM latch in Fig. 8 to that of the LNA in Fig. 10(c)
shows significantly lower input referred noise for the LNA.
This, together with the gain plot in Fig. 10(b) substantiate the
use of the LNA before the sampler for achieving higher data
rate in applications with high channel loss.
C. Integrating amplifier or integrator
An integrating amplifier can be used in the RX front-
end to provide gain to the received signal before sampling
with significantly lower power consumption than an LNA.
Fig. 11(a) shows the circuit diagram of the integrator which
utilizes pre-charging loads [22]. When CLK is low, the PMOS
switches are on, which pre-charge the output nodes to VDD.
As CLK goes high, the output nodes start discharging and
depending on the input voltage difference, a finite voltage
difference is created between the output nodes which is then
sampled by the sampler at the end of integration period.
Assuming large output resistance, the ratio of the output and
input voltage difference or the voltage gain of the integrator
can be expressed as
Aint =
gm1,2Tint
CL
(13)
where gm1,2 is the transconductance of M1,2, Tint is the period
of integration which equals to half of the clock period and
CL is the equivalent load capacitor at the output nodes. Note
that the integrator senses the input data only in the integration
phase and hence, for clock frequency same as the data-rate,
the integrator integrates the input data for only half the bit-
period. However, an half-rate architecture [22] can be used
where two parallel integrators work on complementary clock
signals with clock frequency as half the data-rate.
It is important to observe that as the integrator output is fed
to the sampler realized by a strongARM latch, the common
mode voltage of the output nodes at the end of integration
phase should be high enough for proper operation of the
strongARM latch. [19] shows that 0.7VDD is the optimum
input common mode voltage for the strongARM latch in
terms of speed and yield. However, for 65 nm CMOS, we
found that the input common mode voltage can go down to
∼ 0.6VDD without degrading the speed and yield significantly.
With this observation, the maximum bias current (IB,max) in
the integrator for VDD = 1V can be expressed as
IB,max =
(0.4VDD)(2CL)
Tint
=
0.8CL
Tint
(14)
Fig. 12 shows the variation of IB,max with clock frequency
for CL = 4 fF, which gives IB,max ≈ 20µA for a 1 GHz
clock frequency. The common-mode droop problem associated
with the integrator in Fig. 11(a) is handled in [23] by a
separate common-mode boosting circuit using capacitive cou-
pling, whereas [24] addresses the same by adding a common-
mode current during the integration phase. In [17] the output
common-mode voltage is kept constant by using current-
source loads and a common-mode feedback (CMFB) circuit
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integrator based on current-source load with common-mode feedback [17],
(c) comparison of output waveform for both the integrators. Output common-
mode voltage of the one with pre-charging loads keeps on decreasing, whereas
the other one has a constant common-mode voltage.
as shown in Fig. 11(b). The corresponding output waveform
is shown in Fig. 11(c).
From the gain expression in eq. (13) it might seem that the
gain of the integrator in Fig. 11(a) can go very large for lower
clock frequency as gm1,2 ∝
√
IB,max and Tint ∝ 1/IB,max.
But practically, the gain will be different from that given by
eq. (13) due to the presence of finite output resistance of
the integrator. In the following portion, we derive an accurate
expression for the gain of the integrator considering the drain
to source resistance of M1,2 in the integration phase.
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Fig. 12. Variation of the maximum allowable current of the integrator in Fig.
11 with clock frequency.
i(t) R CL
vc(t)
Fig. 13. Equivalent circuit of the integrator (shown in Fig. 11 (a,b)) in the
integration phase
In the integration phase, the circuit in Fig. 11(a) can be
simplified as shown in Fig. 13, where i(t) = gm1,2vin, R
is the drain to source resistance of M1,2 and CL is the load
capacitance at the output nodes. Now, from Kirchoff’s current
law, we can write
i(t) =
vc(t)
R
+ CL
dvc(t)
dt
(15)
on solving this differential equation and applying the initial
pre-charge condition vc(0) = 0, we can write
vc(t) =
et/RCL
CL
∫ t
0
eτ/RCLi(τ)dτ (16)
finally substituting i(τ) with gm1,2vin we can express the gain
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Fig. 14. Variation of integrator gain with bias current for fCLK = 1 GHz.
Note that, the plot obtained from the modified expression in eq. (17) exactly
matches with that obtained from spice simulation.
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Fig. 15. Variation of the maximum gain of the integrator with clock frequency.
As the maximum gain is mainly governed by the intrinsic gain of the
transistors (eq. (18)), it saturates for lower clock frequencies as the transistors
enter into sub-threshold regime.
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Fig. 16. Variation of gain of the current-source load based integrator for
different clock frequencies
as
Aint =
vc(Tint)
vin
= gm1,2R
(
1− e−Tint/RCL
)
(17)
Note that if Tint << RCL, expression in eq. (17) matches
to the ideal gain expression in eq. (13). Fig. 14 compares the
integrator gain obtained from the ideal (eq. (13)) and modified
(eq. (17)) expressions to that obtained from spice simulation,
for a clock frequency (fCLK) of 1 GHz. It can be seen,
there is an excellent match between the modified theoretical
expression and spice simulation. Note from Fig. 14 that, as the
bias current IB reduces for a fixed Tint, value of R increases
(as R ∝ 1/IB) and hence the two gain expressions give same
results for very low IB . Now, for a particular fCLK , as the
gain increases with IB , the maximum gain can be achieved
with IB = IB,max given by eq. (14). Also, considering the
fact that R = 2λIB ( λ being the channel length modulation
parameter) for IB = IB,max eq. (17) becomes
Aint,max = gm1,2R
(
1− e−0.4λ) (18)
Hence, it can be concluded that the maximum gain of the in-
tegrator in Fig. 11(a) for a particular clock frequency (fCLK),
is mostly governed by the intrinsic gain of the transistors M1,2
and it can not be made very high for lower clock frequencies.
Fig. 15 shows the variation of the maximum gain (Aint,max)
with clock frequency. Note that, the difference in gains of the
integrators with pre-charging load (Fig. 11(a)) and current-
source load (Fig. 11(b)) arises from the difference in their
output resistances (R). For the same bias current, IB , the
output resistance of the later one is half of the output resistance
of the former assuming the same channel-length modulation
parameter (λ) for both PMOS and NMOS devices. This results
in a lower gain for the current-source load based integrator
compared to the former for the same bias current. Also, as
the output common-mode voltage of the current-source load
based integrator is constant, the bias current doesn’t impose
any constraint over the maximum achievable gain. However,
note from eq. (17) that the maximum achievable gain for the
current-source based integrator for a fixed Tint (and hence
fixed fCLK) can not exceed gm1,2R which is half of the
intrinsic gain of M1,2. Fig. 16 shows the variation of the gain
of the current-source load based integrator with bias current,
IB for different clock frequencies (fCLK). As it can be seen,
the gain increases with increase in IB and finally converges
with gm1,2R. Also, the minimum IB required to converge with
gm1,2R decreases with decrease in fCLK .
Coming to the noise performance of the integrator, note
that the theory of input referred noise described in section
IV.A.2 directly applies to the integrator in Fig. 11(a) with ta
being replaced by Tint. Hence, the input referred noise of the
integrator with pre-charging load can be given as
Vn,in =
√
4KTγ
gm1,2Tint
(19)
However, for the current-source load based integrator, the
PMOS current sources M3 and M4 will also contribute to the
input referred noise and it can be shown that the overall input
referred noise in this case can be expressed as
Vn,in =
√
4KTγ
gm1,2Tint
(
1 +
gm3,4
gm1,2
)
(20)
Fig. 17 shows the variation of Vn,in with clock frequency
for both type of integrtors. Finally, it can be concluded
that performance of the pre-charging load based integrator
is superior to that of the current-source based integrator in
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terms of gain, noise performance and power consumption.
However, applications where the data rate (and hence the clock
frequency) varies widely making a stable output common-
mode voltage of the integrator an absolute necessity, the
current-source based integrator turns out to be more effective.
In all other practical applications, the pre-charging load based
integrator gives superior performance. In this work, the pre-
charging load based integrator has been used to analyze the
performance of all the RX architectures.
D. Multi-integrator cascade: Cascading multiple integrators
As already seen, a single integrator can typically provide
a gain ranging from 4.5 − 7 for all frequencies of operation.
It will be interesting to see whether the gain can be further
enhanced by cascading multiple integrators operating with the
same clock signal as shown in Fig. 18. To understand the
behavior of the cascaded integrators in Fig. 18, let us for the
time being ignore the effect of the output resistance. Hence
output of the first integrator and the gain can be given by
vout,1(t) =
∫ t
0
Kivindt = Kivint (21)
Aint,1 = KiTint (22)
where Ki = gm1,2/CL. Similarly, output of the second stage
and the combined gain of 2 cascaded integrators can be
expressed as
vout,2(t) =
∫ t
0
Ki(Kivint)dt =
K2i vint
2
2
(23)
Aint,2 =
K2i T
2
int
2
= Aint,1 × KiTint
2
(24)
INTEGRATOR INTEGRATOR INTEGRATOR
CLK
vin vout,Nvout,1 vout,2
Fig. 18. Cascading multiple integrators to improve the gain
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Fig. 19. Gain improvement with 2 cascaded integrators over a single integrator
Hence, from eq. (24) it can be observed that in order that
gain of 2 cascaded integrators (Aint,2) be larger than that of a
single integrator, gain of a single integrator (= KiTint) must
be greater than 2. Proceeding in the same way it can be shown
that the overall gain of N -cascaded integrators would be
Aint,N =
KNi T
N
int
N !
= Aint,N−1 × KiTint
N
(25)
This is an important result which shows that for a fixed
clock frequency (or, equivalently fixed Tint) and with single
integrator gain A, cascading [A] (box of A) many integrators
results in maximum overall gain and the gain starts falling
on cascading integrators further. Now, considering the effect
of the output resistance of the integrator, using eq. (16) the
overall gain of 2 cascaded integrators can be expressed as
Aint,2 = (gm1,2R)
2
(
1−
(
1 +
Tint
RCL
)
e−Tint/RCL
)
(26)
which again matches the expression in eq. (24) if Tint <<
RCL. Fig. 19 compares the gain of 2 cascaded integrators
obtained from eq. (26) to that of a single integrator. Note that
2-cascaded integrators can provide much higher gain than the
LNA with even lower power consumption than the LNA.
V. PERFORMANCE OF DIFFERENT ARCHITECTURES FOR
LOSSY BROADBAND CHANNELS
Based on the detailed analyses of different signaling blocks
in the previous section, we are now in a position to compare
the performance of each architecture in Fig. 4 for different
channel loss. In the performance analysis of different topolo-
gies, a full rate RX architecture has been assumed where the
clock frequency is the same as the data rate. The methodology
adopted to find the maximum achievable data-rate of each
architecture as a function of the channel-loss is delineated
below.
For any particular topology, as the channel loss (L) in-
creases, the input signal swing to the RX (vRX(L)) re-
duces. Let AFE(f) be the gain of the RX front-end which
depends on the operating-frequency f (or, equivalently the
data-rate). Then, the input voltage of the sampler is given
by, vSAL(f, L) = AFE(f)vRX(L). If g be function which
maps the input voltage of the strongARM latch (vSAL) to its
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Fig. 21. Variation of maximum data rate with channel loss for architecture-1
maximum operating frequency (Fig. 6(b)), then a data-rate f
is achievable by an architecture iff g(AFE(f)vSAL(L)) ≥ f .
Hence, the maximum achievable data-rate (fmax) for an archi-
tecture corresponding to a channel loss L is one for which the
previous equality holds, i.e. g(AFE(fmax)vSAL(L)) = fmax.
Note that, in this methodology, noise of the front-end has
not been considered. However, with reduction in the input
signal swing of RX, the input signal-to-noise ratio (SNR)
reduces which in turns degrade the bit-error rate (BER) of
the final received data. Hence, the total input referred noise
of a topology limits the maximum channel loss it can support
(Lmax) for a target BER. Fig. 20 shows the BER vs SNR plot
for NRZ communication. For wireline applications, a target
BER of 10−12 is generally used and for mm-wave (or in
general wireless) applications the preferred target BER is 10−3
considering the large loss of wireless channel. However, for
wireline-like channels any target BER in this range can be
chosen depending on the application and the value of channel
loss. In the following performance analysis, while calculating
the energy efficiency of different RX architectures, power
consumed by the clock generation circuits and biasing circuits
has not been included for simplicity and to focus on the Rx
architecture dependent power.
A. Architecture I: Only sampler
Assuming a 1 V transmitted signal swing, the input signal
swing of the RX (vRX) can be computed as a function of the
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Fig. 22. Variation of maximum data rate with channel loss for architecture-
II. Note that, deploying an LNA in the front-end enhances the data-rate by
providing a gain to the input signal and extends the maximum allowable
channel loss (Lmax) for a target BER by reducing the total input-referred
noise.
channel loss, L and maximum achievable data rate for that par-
ticular channel loss can be found following the methodology
discussed earlier. Fig. 21 shows the corresponding plot. Note
that, AFE(f) = 1 for architecture-I. Also, as the channel loss
increases, the input SNR reduces which degrades the BER
of the received signal. Considering a target BER of 10−12,
the maximum channel loss architecture-I can support is 48
dB and for a BER of 10−3, the maximum allowable channel
loss is 55 dB. Also, as power consumption of the strongARM
latch is proportional to the clock frequency (and hence to the
data rate), energy efficiency of architecture-I is constant and
independent of the data rate. For the design in this work the
energy efficiency is found out to be 0.022 pJ/bit.
B. Architecture II: LNA + sampler
Fig. 22 shows the performance of architecture-II for dif-
ferent channel loss. As expected, introduction of the LNA
improves the maximum data rate for each channel loss and
also shifts the BER constraint curve towards right by offering
lower input referred noise. The input referred noise of the RX
in this case can be given as
Vn,in,RX =
√
V 2n,in,LNA +
V 2n,in,samp
A2LNA
(27)
From eq. (27) it can be seen that the RX input referred
noise is mostly dominated by the LNA and hence is quite
low comparative to that of architecture-I leading to a 10 dB
improvement in maximum allowable channel loss (Fig. 22).
Also, the Vn,in,RX is a function of data rate and hence, the
BER constraint curves in Fig. 22 are not exactly vertical as in
Fig. 21. Hence, after Lmax, the maximum data rate decreases
rapidly while satisfying the BER constraint. Note that the
minimum bias current required for the LNA varies linearly
with data rate (Fig. 10(a)) rendering the energy efficiency of
architecture-II to be constant which is having a value of 0.082
pJ/bit in this design.
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Fig. 23. Variation of maximum data rate with channel loss for architecture-
III. Using integrator in the front-end improves the data-rate as compared to
architecture-I, however, maximum allowable channel loss doesn’t improve as
input referred noise of an integrator is comparable or larger to that of a SAL.
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Fig. 24. Gain improvement of RX front-end by cascading LNA and integrator
in architecture-IV.
C. Architecture III: Integrator + sampler
Fig. 23 shows the performance of architecture-III for differ-
ent channel loss. Given that both the LNA in architecture-II
and integrator in architecture-III are driving the same sampler
(i.e. same CL), performance of the integrator is subordinate
to that of the LNA both in terms of gain and input referred
noise. Hence, a deterioration in maximum allowable data
rate and maximum achievable channel loss can be observed
as compared to architecture-II. However, energy efficiency
of this architecture (≈ 0.042 pJ/bit) is superior than that
of architecture-II due to lower power consumption of the
integrator. It also shows a significant improvement in the
maximum data rate compared to that of architecture-I due
to the additional gain provided by the integrator. Hence,
architecture-III can be suitably used to achieve high data-rate
with low power consumption for applications with relatively
lower channel loss.
D. Architecture IV: LNA + integrator(s)+ sampler
To improve the maximum achievable data rate further for
architecture-II, an integrator can be introduced between the
LNA and sampler, which provides gain to the signal with lower
power consumption. Fig. 24 shows the improvement in gain of
the RX front-end by cascading an LNA and integrator. Using
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Fig. 25. Variation of maximum data rate with channel loss for architecture-
IV with single and 2-cascaded integrators. Deploying an LNA followed by
an integrator enhances the data-rate significantly as well as improves the
maximum allowable channel loss by simultaneously providing large gain and
reducing the input referred noise. Cascading two integrators provides even
larger front-end gain and improves the data-rate further.
both LNA and integrator in the RX front-end ensures both
lower RX input referred noise(Vn,in,RX ) as well as higher
front-end gain. Note that, an alternative way to improve the
gain would have been to cascade multiple LNAs. However,
the LNA+integrator combination provides comparable gain
to that of LNA+LNA combination with a much lower power
consumption. To increase the front-end gain further, multiple
integrators can be used as discussed in section IV.D. Fig.
25 shows the variation of maximum achievable data rate
with channel loss for architecture-IV with both single and
2-cascaded integrators. It can be seen from Fig. 25 that the
BER constraint curve remains the same for both single and
2-cascaded integrators. This is due to the fact that Vn,in,RX
is governed by the input referred noise of the LNA and
first integrator as the large gain of the LNA and integrator
combination makes the noise contribution of the next stages
insignificant. Energy efficiency of architecture-IV is 0.102
pJ/bit with a single integrator and 0.122 pJ/bit for 2-cascaded
integrators.
VI. COMPARISON OF DIFFERENT ARCHITECTURES
Fig. 26 compares the performance of different RX archi-
tectures. It is obvious from the previous discussions that
for any given channel loss, architecture-IV with 2-cascaded
integrators gives the highest maximum achievable data-rate
(Fig. 26(a)). With increase in channel loss, the maximum
achievable data-rate decreases with a gradual degradation in
the BER performance for all the architectures. In Fig. 26(a),
the dotted portion of the curves represents a BER > 10−3.
Fig. 26(b) shows the maximum sustainable channel loss for
different RX architectures for two standard BERs. It can be
seen that deploying LNA in the RX front-end extends the
maximum achievable channel loss for architectures II and IV
compared to the others. Hence, if the application demands
high data rate even with a very large channel loss, one must
deploy an LNA in the RX front-end. Note that, all these figures
show the ideal performance of different architectures. In real
scenario, the clocking scheme apart from the signaling blocks
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Fig. 26. Performance comparison of different RX architectures in terms of (a) maximum achievable data rate for different channel loss, (b) maximum allowable
channel loss for a target BER and (c) optimum energy efficiency
may also limit the maximum data-rate and increase the energy-
efficiency. However, those additional constrains have not been
considered in this work as the main focus was to identify the
most suitable architecture given different channel loss profile
and data-rate requirements. Our previous work on interference-
robust HBC ([9]) deploys architecture-III which achieves a
data-rate of 30 Mbps for a channel loss of 60 dB and target
BER of 10−3. This observation can be corroborated from Fig.
23 which shows that, for architecture-III once the channel loss
exceeds Lmax (=53 dB), the maximum achievable data-rate
decreases drastically while satisfying the target BER.
VII. CONCLUSION
The work theoretically analyzes performance of different
signaling blocks that can be employed in the RX for broad-
band communication through lossy wireline-like channels. A
new approach to theoretically estimate the input referred noise
of the strongARM latch has been described and compared with
simulation results. An accurate closed-form expression of the
gain of the current-integrating amplifier has been developed.
The work also proposes the use of multi-integrator cascade
as a low-power gain element and shows how employing the
same in the RX improves the gain of the front-end with
low power consumption. Finally, based on the analysis of the
signaling blocks, performance of different architectures have
been analyzed and compared. The in-depth analysis sets a
foundation for the choice of appropriate receiver architecture
for lossy broadband channels, that are becoming popular in
applications such as proximity communication, human body
communication among others.
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